Bug 274243 - [NEW PORT] cad/yosys-ghdl-plugin
Summary: [NEW PORT] cad/yosys-ghdl-plugin
Status: Closed FIXED
Alias: None
Product: Ports & Packages
Classification: Unclassified
Component: Individual Port(s) (show other bugs)
Version: Latest
Hardware: Any Any
: --- Affects Only Me
Assignee: Robert Clausecker
URL: https://github.com/ghdl/ghdl-yosys-pl...
Keywords:
Depends on: 274238 274239 274240 274241
Blocks:
  Show dependency tree / graph
 
Reported: 2023-10-03 14:09 UTC by Nico Sonack
Modified: 2023-10-19 07:15 UTC (History)
3 users (show)

See Also:

Attachments
Patch for adding the new port (2.39 KB, patch)
2023-10-03 14:09 UTC, Nico Sonack 		no flags Details | Diff
View All Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description Nico Sonack 2023-10-03 14:09:40 UTC 
Created attachment 245410 [details]
Patch for adding the new port

This port allows to perform VHDL synthesis in yosys using ghdl.

Depends on a series of patches:

- https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=274238
- https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=274239
- https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=274240
- https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=274241

With the above patches I tested everything in poudriere: 

https://poudriere.herrhotzenplotz.de/build.html?mastername=release-latest-main&build=2023-10-01_16h35m22s

I also did a smoke test by synthesising a simple VHDL design.
Comment 1 Robert Clausecker freebsd_committer freebsd_triage 2023-10-03 16:21:21 UTC 
Patch looks good, waiting for dependencies to resolve.
Comment 2 commit-hook freebsd_committer freebsd_triage 2023-10-19 07:09:27 UTC 
A commit in branch main references this bug:

URL: https://cgit.FreeBSD.org/ports/commit/?id=7e4f2be406274cd8a33b558308812fe07f1cbfea

commit 7e4f2be406274cd8a33b558308812fe07f1cbfea
Author:     Nico Sonack <nsonack@herrhotzenplotz.de>
AuthorDate: 2023-10-01 17:10:29 +0000
Commit:     Robert Clausecker <fuz@FreeBSD.org>
CommitDate: 2023-10-19 07:07:29 +0000

    cad/yosys-ghdl-plugin: Add new port

    This allows performing synthesis of VHDL using ghdl with yosys.

    Signed-off-by:  Nico Sonack <nsonack@herrhotzenplotz.de>
    PR:             274243

 cad/Makefile                          |  1 +
 cad/yosys-ghdl-plugin/Makefile (new)  | 32 ++++++++++++++++++++++++++++++++
 cad/yosys-ghdl-plugin/distinfo (new)  |  3 +++
 cad/yosys-ghdl-plugin/pkg-descr (new) |  2 ++
 4 files changed, 38 insertions(+)
Comment 3 Robert Clausecker freebsd_committer freebsd_triage 2023-10-19 07:15:45 UTC 
Thank you for your contribution.