Added
Link Here
|
1 |
/* |
2 |
* Copyright (c) 2015 The FreeBSD Foundation |
3 |
* All rights reserved. |
4 |
* |
5 |
* This software was developed by Semihalf under sponsorship from |
6 |
* the FreeBSD Foundation. |
7 |
* |
8 |
* Redistribution and use in source and binary forms, with or without |
9 |
* modification, are permitted provided that the following conditions |
10 |
* are met: |
11 |
* 1. Redistributions of source code must retain the above copyright |
12 |
* notice, this list of conditions and the following disclaimer. |
13 |
* 2. Redistributions in binary form must reproduce the above copyright |
14 |
* notice, this list of conditions and the following disclaimer in the |
15 |
* documentation and/or other materials provided with the distribution. |
16 |
* |
17 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
18 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
19 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
20 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
21 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
22 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
23 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
24 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
25 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
26 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
27 |
* SUCH DAMAGE. |
28 |
* |
29 |
* PogoPlug V4 (Marvell 88F6192) Device Tree Source. |
30 |
* |
31 |
* $FreeBSD: $ |
32 |
*/ |
33 |
|
34 |
/dts-v1/; |
35 |
|
36 |
/ { |
37 |
model = "pogoplug,V4"; |
38 |
compatible = "PogoPlugV4"; |
39 |
#address-cells = <1>; |
40 |
#size-cells = <1>; |
41 |
|
42 |
aliases { |
43 |
ethernet0 = &enet0; |
44 |
mpp = &MPP; |
45 |
pci0 = &pci0; |
46 |
serial0 = &serial0; |
47 |
serial1 = &serial1; |
48 |
soc = &SOC; |
49 |
sram = &SRAM; |
50 |
}; |
51 |
|
52 |
cpus { |
53 |
#address-cells = <1>; |
54 |
#size-cells = <0>; |
55 |
|
56 |
cpu@0 { |
57 |
device_type = "cpu"; |
58 |
compatible = "ARM,88FR131"; |
59 |
reg = <0x0>; |
60 |
d-cache-line-size = <32>; // 32 bytes |
61 |
i-cache-line-size = <32>; // 32 bytes |
62 |
d-cache-size = <0x4000>; // L1, 16K |
63 |
i-cache-size = <0x4000>; // L1, 16K |
64 |
timebase-frequency = <0>; |
65 |
bus-frequency = <0>; |
66 |
clock-frequency = <0>; |
67 |
}; |
68 |
}; |
69 |
|
70 |
memory { |
71 |
device_type = "memory"; |
72 |
reg = <0x0 0x8000000>; // 128M at 0x0 |
73 |
}; |
74 |
|
75 |
localbus@f1000000 { |
76 |
#address-cells = <2>; |
77 |
#size-cells = <1>; |
78 |
compatible = "mrvl,lbc"; |
79 |
|
80 |
/* This reflects CPU decode windows setup for NAND access. */ |
81 |
ranges = <0x0 0x2f 0xf9300000 0x00100000>; |
82 |
|
83 |
nand@0,0 { |
84 |
#address-cells = <1>; |
85 |
#size-cells = <1>; |
86 |
compatible = "mrvl,nfc"; |
87 |
reg = <0x0 0x0 0x00100000>; |
88 |
bank-width = <2>; |
89 |
device-width = <1>; |
90 |
}; |
91 |
}; |
92 |
|
93 |
SOC: soc88f6192@f1000000 { |
94 |
#address-cells = <1>; |
95 |
#size-cells = <1>; |
96 |
compatible = "simple-bus"; |
97 |
ranges = <0x0 0xf1000000 0x00100000>; |
98 |
bus-frequency = <0>; |
99 |
|
100 |
PIC: pic@20200 { |
101 |
interrupt-controller; |
102 |
#address-cells = <0>; |
103 |
#interrupt-cells = <1>; |
104 |
reg = <0x20200 0x3c>; |
105 |
compatible = "mrvl,pic"; |
106 |
}; |
107 |
|
108 |
timer@20300 { |
109 |
compatible = "mrvl,timer"; |
110 |
reg = <0x20300 0x30>; |
111 |
interrupts = <1>; |
112 |
interrupt-parent = <&PIC>; |
113 |
mrvl,has-wdt; |
114 |
}; |
115 |
|
116 |
MPP: mpp@10000 { |
117 |
#pin-cells = <2>; |
118 |
compatible = "mrvl,mpp"; |
119 |
reg = <0x10000 0x34>; |
120 |
pin-count = <36>; |
121 |
pin-map = < |
122 |
0 1 /* MPP[0]: NF_IO[2] */ |
123 |
1 1 /* MPP[1]: NF_IO[3] */ |
124 |
2 1 /* MPP[2]: NF_IO[4] */ |
125 |
3 1 /* MPP[3]: NF_IO[5] */ |
126 |
4 1 /* MPP[4]: NF_IO[6] */ |
127 |
5 1 /* MPP[5]: NF_IO[7] */ |
128 |
6 1 /* MPP[6]: SYSRST_OUTn */ |
129 |
8 2 /* MPP[8]: UA0_RTS */ |
130 |
9 2 /* MPP[9]: UA0_CTS */ |
131 |
10 3 /* MPP[10]: UA0_TXD */ |
132 |
11 3 /* MPP[11]: UA0_RXD */ |
133 |
12 1 /* MPP[12]: SD_CLK */ |
134 |
13 1 /* MPP[13]: SD_CMD */ |
135 |
14 1 /* MPP[14]: SD_D[0] */ |
136 |
15 1 /* MPP[15]: SD_D[1] */ |
137 |
16 1 /* MPP[16]: SD_D[2] */ |
138 |
17 1 /* MPP[17]: SD_D[3] */ |
139 |
18 1 /* MPP[18]: NF_IO[0] */ |
140 |
19 1 /* MPP[19]: NF_IO[1] */ |
141 |
20 5 /* MPP[20]: SATA1_AC */ |
142 |
21 5 /* MPP[21]: SATA0_AC */ |
143 |
29 1 >; /* MPP[29]: TSMP[9] */ |
144 |
}; |
145 |
|
146 |
GPIO: gpio@10100 { |
147 |
#gpio-cells = <3>; |
148 |
compatible = "mrvl,gpio"; |
149 |
reg = <0x10100 0x20>; |
150 |
gpio-controller; |
151 |
interrupts = <35 36 37 38 39 40 41>; |
152 |
interrupt-parent = <&PIC>; |
153 |
}; |
154 |
|
155 |
rtc@10300 { |
156 |
compatible = "mrvl,rtc"; |
157 |
reg = <0x10300 0x08>; |
158 |
}; |
159 |
|
160 |
twsi@11000 { |
161 |
#address-cells = <1>; |
162 |
#size-cells = <0>; |
163 |
compatible = "mrvl,twsi"; |
164 |
reg = <0x11000 0x20>; |
165 |
interrupts = <43>; |
166 |
interrupt-parent = <&PIC>; |
167 |
}; |
168 |
|
169 |
enet0: ethernet@72000 { |
170 |
#address-cells = <1>; |
171 |
#size-cells = <1>; |
172 |
model = "V2"; |
173 |
compatible = "mrvl,ge"; |
174 |
reg = <0x72000 0x2000>; |
175 |
ranges = <0x0 0x72000 0x2000>; |
176 |
local-mac-address = [ 00 00 00 00 00 00 ]; |
177 |
interrupts = <12 13 14 11 46>; |
178 |
interrupt-parent = <&PIC>; |
179 |
phy-handle = <&phy0>; |
180 |
|
181 |
mdio@0 { |
182 |
#address-cells = <1>; |
183 |
#size-cells = <0>; |
184 |
compatible = "mrvl,mdio"; |
185 |
|
186 |
phy0: ethernet-phy@0 { |
187 |
reg = <0x0>; |
188 |
}; |
189 |
}; |
190 |
}; |
191 |
|
192 |
serial0: serial@12000 { |
193 |
compatible = "ns16550"; |
194 |
reg = <0x12000 0x20>; |
195 |
reg-shift = <2>; |
196 |
clock-frequency = <0>; |
197 |
interrupts = <33>; |
198 |
interrupt-parent = <&PIC>; |
199 |
}; |
200 |
|
201 |
serial1: serial@12100 { |
202 |
compatible = "ns16550"; |
203 |
reg = <0x12100 0x20>; |
204 |
reg-shift = <2>; |
205 |
clock-frequency = <0>; |
206 |
interrupts = <34>; |
207 |
interrupt-parent = <&PIC>; |
208 |
}; |
209 |
|
210 |
crypto@30000 { |
211 |
compatible = "mrvl,cesa"; |
212 |
reg = <0x30000 0x10000>; |
213 |
interrupts = <22>; |
214 |
interrupt-parent = <&PIC>; |
215 |
|
216 |
sram-handle = <&SRAM>; |
217 |
}; |
218 |
|
219 |
usb@50000 { |
220 |
compatible = "mrvl,usb-ehci", "usb-ehci"; |
221 |
reg = <0x50000 0x1000>; |
222 |
interrupts = <48 19>; |
223 |
interrupt-parent = <&PIC>; |
224 |
}; |
225 |
|
226 |
xor@60000 { |
227 |
compatible = "mrvl,xor"; |
228 |
reg = <0x60000 0x1000>; |
229 |
interrupts = <5 6 7 8>; |
230 |
interrupt-parent = <&PIC>; |
231 |
}; |
232 |
|
233 |
sata@80000 { |
234 |
compatible = "mrvl,sata"; |
235 |
reg = <0x80000 0x6000>; |
236 |
interrupts = <21>; |
237 |
interrupt-parent = <&PIC>; |
238 |
}; |
239 |
}; |
240 |
|
241 |
SRAM: sram@fd000000 { |
242 |
compatible = "mrvl,cesa-sram"; |
243 |
reg = <0xfd000000 0x00100000>; |
244 |
}; |
245 |
|
246 |
pci0: pcie@f1040000 { |
247 |
compatible = "mrvl,pcie"; |
248 |
device_type = "pci"; |
249 |
#interrupt-cells = <1>; |
250 |
#size-cells = <2>; |
251 |
#address-cells = <3>; |
252 |
reg = <0xf1040000 0x2000>; |
253 |
bus-range = <0 255>; |
254 |
ranges = <0x02000000 0x0 0xf1300000 0xf1300000 0x0 0x04000000 |
255 |
0x01000000 0x0 0x00000000 0xf1100000 0x0 0x00100000>; |
256 |
clock-frequency = <33333333>; |
257 |
interrupt-parent = <&PIC>; |
258 |
interrupts = <44>; |
259 |
interrupt-map-mask = <0xf800 0x0 0x0 0x7>; |
260 |
interrupt-map = < |
261 |
/* IDSEL 0x1 */ |
262 |
0x0800 0x0 0x0 0x1 &PIC 0x9 |
263 |
0x0800 0x0 0x0 0x2 &PIC 0x9 |
264 |
0x0800 0x0 0x0 0x3 &PIC 0x9 |
265 |
0x0800 0x0 0x0 0x4 &PIC 0x9 |
266 |
>; |
267 |
pcie@0 { |
268 |
reg = <0x0 0x0 0x0 0x0 0x0>; |
269 |
#size-cells = <2>; |
270 |
#address-cells = <3>; |
271 |
device_type = "pci"; |
272 |
ranges = <0x02000000 0x0 0xf1300000 |
273 |
0x02000000 0x0 0xf1300000 |
274 |
0x0 0x04000000 |
275 |
|
276 |
0x01000000 0x0 0x0 |
277 |
0x01000000 0x0 0x0 |
278 |
0x0 0x00100000>; |
279 |
}; |
280 |
}; |
281 |
|
282 |
chosen { |
283 |
stdin = "serial0"; |
284 |
stdout = "serial0"; |
285 |
}; |
286 |
}; |