|
Lines 1-15
Link Here
|
| 1 |
eax in eax ebx ecx edx |
1 |
eax in eax ebx ecx edx |
| 2 |
00000000 0000000a 756e6547 6c65746e 49656e69 |
2 |
00000000 0000000a 756e6547 6c65746e 49656e69 |
| 3 |
00000001 000006fb 02040800 0000e3bd bfebfbff |
3 |
00000001 000006fb 00040800 00000201 178bfbff |
| 4 |
00000002 05b0b101 005657f0 00000000 2cb43049 |
4 |
00000002 05b0b101 005657f0 00000000 2cb43049 |
| 5 |
00000003 00000000 00000000 00000000 00000000 |
5 |
00000003 00000000 00000000 00000000 00000000 |
| 6 |
00000004 0c000121 01c0003f 0000003f 00000001 |
6 |
00000004 0c000121 01c0003f 0000003f 00000001 |
| 7 |
00000005 00000040 00000040 00000003 00000020 |
7 |
00000005 00000000 00000000 00000000 00000000 |
| 8 |
00000006 00000001 00000002 00000001 00000000 |
8 |
00000006 00000000 00000000 00000000 00000000 |
| 9 |
00000007 00000000 00000000 00000000 00000000 |
9 |
00000007 00000000 00000000 00000000 00000000 |
| 10 |
00000008 00000400 00000000 00000000 00000000 |
10 |
00000008 00000000 00000000 00000000 00000000 |
| 11 |
00000009 00000000 00000000 00000000 00000000 |
11 |
00000009 00000000 00000000 00000000 00000000 |
| 12 |
0000000a 07280202 00000000 00000000 00000503 |
12 |
0000000a 00000000 00000000 00000000 00000000 |
| 13 |
80000000 80000008 00000000 00000000 00000000 |
13 |
80000000 80000008 00000000 00000000 00000000 |
| 14 |
80000001 00000000 00000000 00000001 20100800 |
14 |
80000001 00000000 00000000 00000001 20100800 |
| 15 |
80000002 65746e49 2952286c 726f4320 4d542865 |
15 |
80000002 65746e49 2952286c 726f4320 4d542865 |
|
Lines 32-41
Link Here
|
| 32 |
|
32 |
|
| 33 |
Extended brand string: "Intel(R) Core(TM)2 Quad CPU Q6600 @ 2.40GHz" |
33 |
Extended brand string: "Intel(R) Core(TM)2 Quad CPU Q6600 @ 2.40GHz" |
| 34 |
CLFLUSH instruction cache line size: 8 |
34 |
CLFLUSH instruction cache line size: 8 |
| 35 |
Initial APIC ID: 2 |
|
|
| 36 |
Hyper threading siblings: 4 |
35 |
Hyper threading siblings: 4 |
| 37 |
|
36 |
|
| 38 |
Feature flags set 1 (CPUID.01H:EDX): bfebfbff: |
37 |
Feature flags set 1 (CPUID.01H:EDX): 178bfbff: |
| 39 |
FPU Floating Point Unit |
38 |
FPU Floating Point Unit |
| 40 |
VME Virtual 8086 Mode Enhancements |
39 |
VME Virtual 8086 Mode Enhancements |
| 41 |
DE Debugging Extensions |
40 |
DE Debugging Extensions |
|
Lines 54-82
Link Here
|
| 54 |
FGPAT Page Attribute Table |
53 |
FGPAT Page Attribute Table |
| 55 |
PSE-36 36-bit Page Size Extension |
54 |
PSE-36 36-bit Page Size Extension |
| 56 |
CLFSH CFLUSH instruction |
55 |
CLFSH CFLUSH instruction |
| 57 |
DS Debug store |
|
|
| 58 |
ACPI Thermal Monitor and Clock Ctrl |
| 59 |
MMX MMX instruction set |
56 |
MMX MMX instruction set |
| 60 |
FXSR Fast FP/MMX Streaming SIMD Extensions save/restore |
57 |
FXSR Fast FP/MMX Streaming SIMD Extensions save/restore |
| 61 |
SSE Streaming SIMD Extensions instruction set |
58 |
SSE Streaming SIMD Extensions instruction set |
| 62 |
SSE2 SSE2 extensions |
59 |
SSE2 SSE2 extensions |
| 63 |
SS Self Snoop |
|
|
| 64 |
HT Hyper Threading |
60 |
HT Hyper Threading |
| 65 |
TM Thermal monitor |
|
|
| 66 |
31 Pending Break Enable |
| 67 |
|
61 |
|
| 68 |
Feature flags set 2 (CPUID.01H:ECX): 0000e3bd: |
62 |
Feature flags set 2 (CPUID.01H:ECX): 00000201: |
| 69 |
SSE3 SSE3 extensions |
63 |
SSE3 SSE3 extensions |
| 70 |
DTES64 64-bit debug store |
|
|
| 71 |
MONITOR MONITOR/MWAIT instructions |
| 72 |
DS-CPL CPL Qualified Debug Store |
| 73 |
VMX Virtual Machine Extensions |
| 74 |
EST Enhanced Intel SpeedStep Technology |
| 75 |
TM2 Thermal Monitor 2 |
| 76 |
SSSE3 Supplemental Streaming SIMD Extension 3 |
64 |
SSSE3 Supplemental Streaming SIMD Extension 3 |
| 77 |
CX16 CMPXCHG16B |
|
|
| 78 |
xTPR Send Task Priority messages |
| 79 |
PDCM Perfmon and debug capability |
| 80 |
|
65 |
|
| 81 |
Extended feature flags set 1 (CPUID.80000001H:EDX): 20100800 |
66 |
Extended feature flags set 1 (CPUID.80000001H:EDX): 20100800 |
| 82 |
SYSCALL SYSCALL/SYSRET instructions |
67 |
SYSCALL SYSCALL/SYSRET instructions |
|
Lines 111-118
Link Here
|
| 111 |
> Instruction cache, level 1, self initializing |
96 |
> Instruction cache, level 1, self initializing |
| 112 |
> 64 sets, 8 ways, 1 partitions, line size 64 |
97 |
> 64 sets, 8 ways, 1 partitions, line size 64 |
| 113 |
> full size 32768 bytes |
98 |
> full size 32768 bytes |
| 114 |
index=2: eax=0c004143 ebx=03c0003f ecx=00000fff edx=00000001 |
99 |
index=2: eax=0c000143 ebx=03c0003f ecx=00000fff edx=00000001 |
| 115 |
> Unified cache, level 2, self initializing |
100 |
> Unified cache, level 2, self initializing |
| 116 |
> 4096 sets, 16 ways, 1 partitions, line size 64 |
101 |
> 4096 sets, 16 ways, 1 partitions, line size 64 |
| 117 |
> full size 4194304 bytes |
102 |
> full size 4194304 bytes |
| 118 |
> shared between up to 2 threads |
|
|