Line 0
Link Here
|
|
|
1 |
--- src/cpu/cpu_jitc_x86/ppc_cpu.h.orig Tue Oct 5 15:48:01 2004 |
2 |
+++ src/cpu/cpu_jitc_x86/ppc_cpu.h Tue Oct 5 17:03:40 2004 |
3 |
@@ -112,7 +112,8 @@ |
4 |
uint32 current_code_base; |
5 |
} PACKED; |
6 |
|
7 |
-enum PPC_Register { |
8 |
+ |
9 |
+/*enum PPC_Register { |
10 |
PPC_REG_NO = 0, |
11 |
PPC_GPR0 = offsetof(PPC_CPU_State, gpr), |
12 |
PPC_FPR1 = offsetof(PPC_CPU_State, fpr), |
13 |
@@ -132,7 +133,27 @@ |
14 |
PPC_PVR = offsetof(PPC_CPU_State, pvr), |
15 |
PPC_HID0 = offsetof(PPC_CPU_State, hid), |
16 |
PPC_HID1 = offsetof(PPC_CPU_State, hid)+sizeof (uint32), |
17 |
-}; |
18 |
+};*/ |
19 |
+#define PPC_Register size_t |
20 |
+#define PPC_REG_NO 0 |
21 |
+#define PPC_GPR0 offsetof(PPC_CPU_State, gpr) |
22 |
+#define PPC_FPR1 offsetof(PPC_CPU_State, fpr) |
23 |
+#define PPC_CR offsetof(PPC_CPU_State, cr) |
24 |
+#define PPC_FPSCR offsetof(PPC_CPU_State, fpscr) |
25 |
+#define PPC_XER offsetof(PPC_CPU_State, xer) |
26 |
+#define PPC_LR offsetof(PPC_CPU_State, lr) |
27 |
+#define PPC_CTR offsetof(PPC_CPU_State, ctr) |
28 |
+#define PPC_MSR offsetof(PPC_CPU_State, msr) |
29 |
+#define PPC_SRR0 offsetof(PPC_CPU_State, srr) |
30 |
+#define PPC_SRR1 offsetof(PPC_CPU_State, srr)+sizeof (uint32) |
31 |
+#define PPC_DSISR offsetof(PPC_CPU_State, dsisr) |
32 |
+#define PPC_DAR offsetof(PPC_CPU_State, dar) |
33 |
+#define PPC_DEC offsetof(PPC_CPU_State, dec) |
34 |
+#define PPC_SDR1 offsetof(PPC_CPU_State, sdr1) |
35 |
+#define PPC_EAR offsetof(PPC_CPU_State, ear) |
36 |
+#define PPC_PVR offsetof(PPC_CPU_State, pvr) |
37 |
+#define PPC_HID0 offsetof(PPC_CPU_State, hid) |
38 |
+#define PPC_HID1 offsetof(PPC_CPU_State, hid)+sizeof (uint32) |
39 |
|
40 |
enum PPC_CRx { |
41 |
PPC_CR0=0, |