|
Lines 178-184
Link Here
|
| 178 |
designed to reduce hardware complexity by requiring the host |
178 |
designed to reduce hardware complexity by requiring the host |
| 179 |
controller driver to supply a complete schedule of the transfers |
179 |
controller driver to supply a complete schedule of the transfers |
| 180 |
for each frame. OHCI type controllers are much more independent |
180 |
for each frame. OHCI type controllers are much more independent |
| 181 |
by providing a more abstract interface doing alot of work |
181 |
by providing a more abstract interface doing a lot of work |
| 182 |
themselves. </para> |
182 |
themselves. </para> |
| 183 |
|
183 |
|
| 184 |
<sect2> |
184 |
<sect2> |
|
Lines 246-252
Link Here
|
| 246 |
is aware of scheduling priorities and the ordering of the |
246 |
is aware of scheduling priorities and the ordering of the |
| 247 |
types of transfers in a frame. The main data structure used by |
247 |
types of transfers in a frame. The main data structure used by |
| 248 |
the host controller is the endpoint descriptor (ED) to which |
248 |
the host controller is the endpoint descriptor (ED) to which |
| 249 |
aqueue of transfer descriptors (TDs) is attached. The ED |
249 |
a queue of transfer descriptors (TDs) is attached. The ED |
| 250 |
contains the maximum packet size allowed for an endpoint and |
250 |
contains the maximum packet size allowed for an endpoint and |
| 251 |
the controller hardware does the splitting into packets. The |
251 |
the controller hardware does the splitting into packets. The |
| 252 |
pointers to the data buffers are updated after each transfer |
252 |
pointers to the data buffers are updated after each transfer |