|
Lines 97-106
Link Here
|
| 97 |
(GINTMSK_ENUMDONEMSK | \ |
97 |
(GINTMSK_ENUMDONEMSK | \ |
| 98 |
GINTMSK_USBRSTMSK | \ |
98 |
GINTMSK_USBRSTMSK | \ |
| 99 |
GINTMSK_USBSUSPMSK | \ |
99 |
GINTMSK_USBSUSPMSK | \ |
| 100 |
GINTMSK_IEPINTMSK | \ |
|
|
| 101 |
GINTMSK_SESSREQINTMSK | \ |
100 |
GINTMSK_SESSREQINTMSK | \ |
| 102 |
GINTMSK_RXFLVLMSK | \ |
101 |
GINTMSK_RXFLVLMSK | \ |
| 103 |
GINTMSK_HCHINTMSK | \ |
|
|
| 104 |
GINTMSK_OTGINTMSK | \ |
102 |
GINTMSK_OTGINTMSK | \ |
| 105 |
GINTMSK_PRTINTMSK) |
103 |
GINTMSK_PRTINTMSK) |
| 106 |
|
104 |
|
|
Lines 376-381
Link Here
|
| 376 |
/* enable all host channel interrupts */ |
374 |
/* enable all host channel interrupts */ |
| 377 |
DWC_OTG_WRITE_4(sc, DOTG_HAINTMSK, |
375 |
DWC_OTG_WRITE_4(sc, DOTG_HAINTMSK, |
| 378 |
(1U << sc->sc_host_ch_max) - 1U); |
376 |
(1U << sc->sc_host_ch_max) - 1U); |
|
|
377 |
|
| 378 |
/* enable proper host channel interrupts */ |
| 379 |
sc->sc_irq_mask |= GINTMSK_HCHINTMSK; |
| 380 |
sc->sc_irq_mask &= ~GINTMSK_IEPINTMSK; |
| 381 |
DWC_OTG_WRITE_4(sc, DOTG_GINTMSK, sc->sc_irq_mask); |
| 379 |
} |
382 |
} |
| 380 |
|
383 |
|
| 381 |
if (mode == DWC_MODE_DEVICE) { |
384 |
if (mode == DWC_MODE_DEVICE) { |
|
Lines 436-441
Link Here
|
| 436 |
pf->usb.max_in_frame_size, |
439 |
pf->usb.max_in_frame_size, |
| 437 |
pf->usb.max_out_frame_size); |
440 |
pf->usb.max_out_frame_size); |
| 438 |
} |
441 |
} |
|
|
442 |
|
| 443 |
/* enable proper device channel interrupts */ |
| 444 |
sc->sc_irq_mask &= ~GINTMSK_HCHINTMSK; |
| 445 |
sc->sc_irq_mask |= GINTMSK_IEPINTMSK; |
| 446 |
DWC_OTG_WRITE_4(sc, DOTG_GINTMSK, sc->sc_irq_mask); |
| 439 |
} |
447 |
} |
| 440 |
|
448 |
|
| 441 |
/* reset RX FIFO */ |
449 |
/* reset RX FIFO */ |