|
Lines 93-109
Link Here
|
| 93 |
#define DWC_OTG_PC2UDEV(pc) \ |
93 |
#define DWC_OTG_PC2UDEV(pc) \ |
| 94 |
(USB_DMATAG_TO_XROOT((pc)->tag_parent)->udev) |
94 |
(USB_DMATAG_TO_XROOT((pc)->tag_parent)->udev) |
| 95 |
|
95 |
|
| 96 |
#define DWC_OTG_MSK_GINT_ENABLED \ |
|
|
| 97 |
(GINTMSK_ENUMDONEMSK | \ |
| 98 |
GINTMSK_USBRSTMSK | \ |
| 99 |
GINTMSK_USBSUSPMSK | \ |
| 100 |
GINTMSK_IEPINTMSK | \ |
| 101 |
GINTMSK_SESSREQINTMSK | \ |
| 102 |
GINTMSK_RXFLVLMSK | \ |
| 103 |
GINTMSK_HCHINTMSK | \ |
| 104 |
GINTMSK_OTGINTMSK | \ |
| 105 |
GINTMSK_PRTINTMSK) |
| 106 |
|
| 107 |
#define DWC_OTG_MSK_GINT_THREAD_IRQ \ |
96 |
#define DWC_OTG_MSK_GINT_THREAD_IRQ \ |
| 108 |
(GINTSTS_USBRST | GINTSTS_ENUMDONE | GINTSTS_PRTINT | \ |
97 |
(GINTSTS_USBRST | GINTSTS_ENUMDONE | GINTSTS_PRTINT | \ |
| 109 |
GINTSTS_WKUPINT | GINTSTS_USBSUSP | GINTMSK_OTGINTMSK | \ |
98 |
GINTSTS_WKUPINT | GINTSTS_USBSUSP | GINTMSK_OTGINTMSK | \ |
|
Lines 376-381
Link Here
|
| 376 |
/* enable all host channel interrupts */ |
365 |
/* enable all host channel interrupts */ |
| 377 |
DWC_OTG_WRITE_4(sc, DOTG_HAINTMSK, |
366 |
DWC_OTG_WRITE_4(sc, DOTG_HAINTMSK, |
| 378 |
(1U << sc->sc_host_ch_max) - 1U); |
367 |
(1U << sc->sc_host_ch_max) - 1U); |
|
|
368 |
|
| 369 |
/* enable proper host channel interrupts */ |
| 370 |
sc->sc_irq_mask |= GINTMSK_HCHINTMSK; |
| 371 |
sc->sc_irq_mask &= ~GINTMSK_IEPINTMSK; |
| 372 |
DWC_OTG_WRITE_4(sc, DOTG_GINTMSK, sc->sc_irq_mask); |
| 379 |
} |
373 |
} |
| 380 |
|
374 |
|
| 381 |
if (mode == DWC_MODE_DEVICE) { |
375 |
if (mode == DWC_MODE_DEVICE) { |
|
Lines 436-441
Link Here
|
| 436 |
pf->usb.max_in_frame_size, |
430 |
pf->usb.max_in_frame_size, |
| 437 |
pf->usb.max_out_frame_size); |
431 |
pf->usb.max_out_frame_size); |
| 438 |
} |
432 |
} |
|
|
433 |
|
| 434 |
/* enable proper device channel interrupts */ |
| 435 |
sc->sc_irq_mask &= ~GINTMSK_HCHINTMSK; |
| 436 |
sc->sc_irq_mask |= GINTMSK_IEPINTMSK; |
| 437 |
DWC_OTG_WRITE_4(sc, DOTG_GINTMSK, sc->sc_irq_mask); |
| 439 |
} |
438 |
} |
| 440 |
|
439 |
|
| 441 |
/* reset RX FIFO */ |
440 |
/* reset RX FIFO */ |
|
Lines 3980-3986
Link Here
|
| 3980 |
} |
3979 |
} |
| 3981 |
|
3980 |
|
| 3982 |
/* enable interrupts */ |
3981 |
/* enable interrupts */ |
| 3983 |
sc->sc_irq_mask = DWC_OTG_MSK_GINT_ENABLED; |
3982 |
sc->sc_irq_mask |= DWC_OTG_MSK_GINT_THREAD_IRQ; |
| 3984 |
DWC_OTG_WRITE_4(sc, DOTG_GINTMSK, sc->sc_irq_mask); |
3983 |
DWC_OTG_WRITE_4(sc, DOTG_GINTMSK, sc->sc_irq_mask); |
| 3985 |
|
3984 |
|
| 3986 |
if (sc->sc_mode == DWC_MODE_OTG || sc->sc_mode == DWC_MODE_DEVICE) { |
3985 |
if (sc->sc_mode == DWC_MODE_OTG || sc->sc_mode == DWC_MODE_DEVICE) { |