|
Lines 251-280
Link Here
|
| 251 |
"Northbridge Proximity Temperature", \ |
251 |
"Northbridge Proximity Temperature", \ |
| 252 |
"Wireless Module Temperature", } |
252 |
"Wireless Module Temperature", } |
| 253 |
|
253 |
|
| 254 |
#define ASMC_MP_TEMPS { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \ |
254 |
#define ASMC_MP_TEMPS { "TA0P", \ |
| 255 |
"TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \ |
255 |
"TCAH", "TCBH", \ |
| 256 |
"TC2C", "TC2D", "TC3C", "TC3D", "THTG", \ |
256 |
"TC0P", "TC0C", "TC1C", \ |
| 257 |
"TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \ |
257 |
"TC2C", "TC3C", "THTG", \ |
| 258 |
"TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \ |
258 |
"TH0P", "TH1P", \ |
| 259 |
"TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \ |
259 |
"TH2P", "TH3P", \ |
| 260 |
"TM8S", "TM9P", "TM9S", "TN0H", "TS0C", \ |
260 |
"TM0P", "TM1P", "TM2P", \ |
| 261 |
NULL } |
261 |
"TM8P", "TM9P", "TMAP", \ |
|
|
262 |
"TM0S", "TM1S", "TM2P", "TM3S", \ |
| 263 |
"TM8S", "TM9S", "TMAS", "TMBS", \ |
| 264 |
"TN0H", "TS0C", \ |
| 265 |
"Tp0C", "Tp1C", "Tv0S", "Tv1S", NULL } |
| 262 |
|
266 |
|
| 263 |
#define ASMC_MP_TEMPNAMES { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \ |
267 |
#define ASMC_MP_TEMPNAMES { "ambient", \ |
| 264 |
"TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \ |
268 |
"cpu_a_heatsink", "cpu_b_heatsink", \ |
| 265 |
"TC2C", "TC2D", "TC3C", "TC3D", "THTG", \ |
269 |
"cpu_a_proximity", "cpu_core0", "cpu_core1", \ |
| 266 |
"TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \ |
270 |
"cpu_core2", "cpu_core3", "THTG", \ |
| 267 |
"TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \ |
271 |
"hdd_bay0", "hdd_bay1", \ |
| 268 |
"TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \ |
272 |
"hdd_bay2", "hdd_bay3", \ |
| 269 |
"TM8S", "TM9P", "TM9S", "TN0H", "TS0C", } |
273 |
"memory_card_a_proximity0", \ |
|
|
274 |
"memory_card_a_proximity1", \ |
| 275 |
"memory_card_a_proximity2", \ |
| 276 |
"memory_card_b_proximity0", \ |
| 277 |
"memory_card_b_proximity1", \ |
| 278 |
"memory_card_b_proximity2", \ |
| 279 |
"memory_card_a_slot0", \ |
| 280 |
"memory_card_a_slot1", \ |
| 281 |
"memory_card_a_slot2", \ |
| 282 |
"memory_card_a_slot3", \ |
| 283 |
"memory_card_b_slot0", \ |
| 284 |
"memory_card_b_slot1", \ |
| 285 |
"memory_card_b_slot2", \ |
| 286 |
"memory_card_b_slot3", \ |
| 287 |
"mch_heatsink", "expansion_slots", \ |
| 288 |
"power_supply_loc0", "power_supply_loc1", \ |
| 289 |
"Tv0S", "Tv1S", } |
| 270 |
|
290 |
|
| 271 |
#define ASMC_MP_TEMPDESCS { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \ |
291 |
#define ASMC_MP_TEMPDESCS { "Ambient Air", \ |
| 272 |
"TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \ |
292 |
"CPU A Heatsink", "CPU B Heatsink", \ |
| 273 |
"TC2C", "TC2D", "TC3C", "TC3D", "THTG", \ |
293 |
"CPU A Proximity", \ |
| 274 |
"TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \ |
294 |
"CPU Core 1", "CPU Core 2", \ |
| 275 |
"TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \ |
295 |
"CPU Core 3", "CPU Core 4", "THTG", \ |
| 276 |
"TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \ |
296 |
"Hard Drive Bay 1", "Hard Drive Bay 2", \ |
| 277 |
"TM8S", "TM9P", "TM9S", "TN0H", "TS0C", } |
297 |
"Hard Drive Bay 3", "Hard Drive Bay 4", \ |
|
|
298 |
"Memory Riser A, Proximity 1", \ |
| 299 |
"Memory Riser A, Proximity 2", \ |
| 300 |
"Memory Riser A, Proximity 3", \ |
| 301 |
"Memory Riser B, Proximity 1", \ |
| 302 |
"Memory Riser B, Proximity 2", \ |
| 303 |
"Memory Riser B, Proximity 3", \ |
| 304 |
"Memory Riser A, Slot 1", \ |
| 305 |
"Memory Riser A, Slot 2", \ |
| 306 |
"Memory Riser A, Slot 3", \ |
| 307 |
"Memory Riser A, Slot 4", \ |
| 308 |
"Memory Riser B, Slot 1", \ |
| 309 |
"Memory Riser B, Slot 2", \ |
| 310 |
"Memory Riser B, Slot 3", \ |
| 311 |
"Memory Riser B, Slot 4", \ |
| 312 |
"MCH Heatsink", "Expansion Slots", \ |
| 313 |
"Power Supply, Location 1", \ |
| 314 |
"Power Supply, Location 2", \ |
| 315 |
"Tv0S", "Tv1S", } |
| 278 |
|
316 |
|
| 279 |
#define ASMC_MP5_TEMPS { "TA0P", "TCAC", "TCAD", "TCAG", "TCAH", \ |
317 |
#define ASMC_MP5_TEMPS { "TA0P", "TCAC", "TCAD", "TCAG", "TCAH", \ |
| 280 |
"TCAS", "TCBC", "TCBD", "TCBG", "TCBH", \ |
318 |
"TCAS", "TCBC", "TCBD", "TCBG", "TCBH", \ |