|
Lines 82-87
Link Here
|
| 82 |
#define PCI_CHIP_SKYLAKE_I2C_5 0x9d658086 |
82 |
#define PCI_CHIP_SKYLAKE_I2C_5 0x9d658086 |
| 83 |
#define PCI_CHIP_KABYLAKE_I2C_0 0xa1608086 |
83 |
#define PCI_CHIP_KABYLAKE_I2C_0 0xa1608086 |
| 84 |
#define PCI_CHIP_KABYLAKE_I2C_1 0xa1618086 |
84 |
#define PCI_CHIP_KABYLAKE_I2C_1 0xa1618086 |
|
|
85 |
#define PCI_CHIP_CANNONLAKE_LP_I2C_0 0x9dc58086 |
| 86 |
#define PCI_CHIP_CANNONLAKE_LP_I2C_1 0x9dc68086 |
| 87 |
#define PCI_CHIP_CANNONLAKE_LP_I2C_2 0x9de88086 |
| 88 |
#define PCI_CHIP_CANNONLAKE_LP_I2C_3 0x9de98086 |
| 89 |
#define PCI_CHIP_CANNONLAKE_LP_I2C_4 0x9dea8086 |
| 90 |
#define PCI_CHIP_CANNONLAKE_LP_I2C_5 0x9deb8086 |
| 91 |
#define PCI_CHIP_CANNONLAKE_H_I2C_0 0xa3688086 |
| 92 |
#define PCI_CHIP_CANNONLAKE_H_I2C_1 0xa3698086 |
| 93 |
#define PCI_CHIP_CANNONLAKE_H_I2C_2 0xa36a8086 |
| 94 |
#define PCI_CHIP_CANNONLAKE_H_I2C_3 0xa36b8086 |
| 85 |
#define PCI_CHIP_APL_I2C_0 0x5aac8086 |
95 |
#define PCI_CHIP_APL_I2C_0 0x5aac8086 |
| 86 |
#define PCI_CHIP_APL_I2C_1 0x5aae8086 |
96 |
#define PCI_CHIP_APL_I2C_1 0x5aae8086 |
| 87 |
#define PCI_CHIP_APL_I2C_2 0x5ab08086 |
97 |
#define PCI_CHIP_APL_I2C_2 0x5ab08086 |
|
Lines 114-119
Link Here
|
| 114 |
{ PCI_CHIP_SKYLAKE_I2C_5, "Intel Sunrise Point-LP I2C Controller-5", IG4_SKYLAKE}, |
124 |
{ PCI_CHIP_SKYLAKE_I2C_5, "Intel Sunrise Point-LP I2C Controller-5", IG4_SKYLAKE}, |
| 115 |
{ PCI_CHIP_KABYLAKE_I2C_0, "Intel Sunrise Point-H I2C Controller-0", IG4_SKYLAKE}, |
125 |
{ PCI_CHIP_KABYLAKE_I2C_0, "Intel Sunrise Point-H I2C Controller-0", IG4_SKYLAKE}, |
| 116 |
{ PCI_CHIP_KABYLAKE_I2C_1, "Intel Sunrise Point-H I2C Controller-1", IG4_SKYLAKE}, |
126 |
{ PCI_CHIP_KABYLAKE_I2C_1, "Intel Sunrise Point-H I2C Controller-1", IG4_SKYLAKE}, |
|
|
127 |
{ PCI_CHIP_CANNONLAKE_LP_I2C_0, "Intel Cannon Lake-LP I2C Controller-0", IG4_SKYLAKE}, |
| 128 |
{ PCI_CHIP_CANNONLAKE_LP_I2C_1, "Intel Cannon Lake-LP I2C Controller-1", IG4_SKYLAKE}, |
| 129 |
{ PCI_CHIP_CANNONLAKE_LP_I2C_2, "Intel Cannon Lake-LP I2C Controller-2", IG4_SKYLAKE}, |
| 130 |
{ PCI_CHIP_CANNONLAKE_LP_I2C_3, "Intel Cannon Lake-LP I2C Controller-3", IG4_SKYLAKE}, |
| 131 |
{ PCI_CHIP_CANNONLAKE_LP_I2C_4, "Intel Cannon Lake-LP I2C Controller-4", IG4_SKYLAKE}, |
| 132 |
{ PCI_CHIP_CANNONLAKE_LP_I2C_5, "Intel Cannon Lake-LP I2C Controller-5", IG4_SKYLAKE}, |
| 133 |
{ PCI_CHIP_CANNONLAKE_H_I2C_0, "Intel Cannon Lake-H I2C Controller-0", IG4_SKYLAKE}, |
| 134 |
{ PCI_CHIP_CANNONLAKE_H_I2C_1, "Intel Cannon Lake-H I2C Controller-1", IG4_SKYLAKE}, |
| 135 |
{ PCI_CHIP_CANNONLAKE_H_I2C_2, "Intel Cannon Lake-H I2C Controller-2", IG4_SKYLAKE}, |
| 136 |
{ PCI_CHIP_CANNONLAKE_H_I2C_3, "Intel Cannon Lake-H I2C Controller-3", IG4_SKYLAKE}, |
| 117 |
{ PCI_CHIP_APL_I2C_0, "Intel Apollo Lake I2C Controller-0", IG4_APL}, |
137 |
{ PCI_CHIP_APL_I2C_0, "Intel Apollo Lake I2C Controller-0", IG4_APL}, |
| 118 |
{ PCI_CHIP_APL_I2C_1, "Intel Apollo Lake I2C Controller-1", IG4_APL}, |
138 |
{ PCI_CHIP_APL_I2C_1, "Intel Apollo Lake I2C Controller-1", IG4_APL}, |
| 119 |
{ PCI_CHIP_APL_I2C_2, "Intel Apollo Lake I2C Controller-2", IG4_APL}, |
139 |
{ PCI_CHIP_APL_I2C_2, "Intel Apollo Lake I2C Controller-2", IG4_APL}, |