Added
Link Here
|
1 |
--- contrib/boringssl/crypto/cpu-aarch64-linux.c.orig 2019-10-21 10:14:54 UTC |
2 |
+++ contrib/boringssl/crypto/cpu-aarch64-linux.c |
3 |
@@ -14,49 +14,47 @@ |
4 |
|
5 |
#include <openssl/cpu.h> |
6 |
|
7 |
-#if defined(OPENSSL_AARCH64) && defined(OPENSSL_LINUX) && \ |
8 |
- !defined(OPENSSL_STATIC_ARMCAP) |
9 |
+#if defined(OPENSSL_AARCH64) |
10 |
|
11 |
-#include <sys/auxv.h> |
12 |
- |
13 |
#include <openssl/arm_arch.h> |
14 |
|
15 |
#include "internal.h" |
16 |
|
17 |
- |
18 |
extern uint32_t OPENSSL_armcap_P; |
19 |
|
20 |
-void OPENSSL_cpuid_setup(void) { |
21 |
- unsigned long hwcap = getauxval(AT_HWCAP); |
22 |
+#include <machine/armreg.h> |
23 |
|
24 |
- // See /usr/include/asm/hwcap.h on an aarch64 installation for the source of |
25 |
- // these values. |
26 |
- static const unsigned long kNEON = 1 << 1; |
27 |
- static const unsigned long kAES = 1 << 3; |
28 |
- static const unsigned long kPMULL = 1 << 4; |
29 |
- static const unsigned long kSHA1 = 1 << 5; |
30 |
- static const unsigned long kSHA256 = 1 << 6; |
31 |
+#ifndef ID_AA64ISAR0_AES_VAL |
32 |
+#define ID_AA64ISAR0_AES_VAL ID_AA64ISAR0_AES |
33 |
+#endif |
34 |
+#ifndef ID_AA64ISAR0_AES_VAL |
35 |
+#define ID_AA64ISAR0_AES_VAL ID_AA64ISAR0_AES |
36 |
+#endif |
37 |
+#ifndef ID_AA64ISAR0_SHA1_VAL |
38 |
+#define ID_AA64ISAR0_SHA1_VAL ID_AA64ISAR0_SHA1 |
39 |
+#endif |
40 |
+#ifndef ID_AA64ISAR0_SHA2_VAL |
41 |
+#define ID_AA64ISAR0_SHA2_VAL ID_AA64ISAR0_SHA2 |
42 |
+#endif |
43 |
|
44 |
- if ((hwcap & kNEON) == 0) { |
45 |
- // Matching OpenSSL, if NEON is missing, don't report other features |
46 |
- // either. |
47 |
- return; |
48 |
- } |
49 |
+void OPENSSL_cpuid_setup(void) { |
50 |
+ uint64_t id_aa64isar0; |
51 |
|
52 |
+ id_aa64isar0 = READ_SPECIALREG(id_aa64isar0_el1); |
53 |
+ |
54 |
OPENSSL_armcap_P |= ARMV7_NEON; |
55 |
|
56 |
- if (hwcap & kAES) { |
57 |
+ if (ID_AA64ISAR0_AES_VAL(id_aa64isar0) >= ID_AA64ISAR0_AES_BASE) { |
58 |
OPENSSL_armcap_P |= ARMV8_AES; |
59 |
} |
60 |
- if (hwcap & kPMULL) { |
61 |
+ if (ID_AA64ISAR0_AES_VAL(id_aa64isar0) == ID_AA64ISAR0_AES_PMULL) { |
62 |
OPENSSL_armcap_P |= ARMV8_PMULL; |
63 |
} |
64 |
- if (hwcap & kSHA1) { |
65 |
+ if (ID_AA64ISAR0_SHA1_VAL(id_aa64isar0) == ID_AA64ISAR0_SHA1_BASE) { |
66 |
OPENSSL_armcap_P |= ARMV8_SHA1; |
67 |
} |
68 |
- if (hwcap & kSHA256) { |
69 |
+ if(ID_AA64ISAR0_SHA2_VAL(id_aa64isar0) >= ID_AA64ISAR0_SHA2_BASE) { |
70 |
OPENSSL_armcap_P |= ARMV8_SHA256; |
71 |
} |
72 |
} |
73 |
- |
74 |
-#endif // OPENSSL_AARCH64 && !OPENSSL_STATIC_ARMCAP |
75 |
+#endif // OPENSSL_AARCH64 |