|
Lines 43-56
Link Here
|
| 43 |
.Xr ppbus 4 |
43 |
.Xr ppbus 4 |
| 44 |
system. |
44 |
system. |
| 45 |
.Pp |
45 |
.Pp |
| 46 |
During the probe phasis, ppc detects parallel port chipsets and initialize |
46 |
During the probe phases, ppc detects parallel port chipsets and initialize |
| 47 |
private data according to their operating mode: COMPATIBLE, |
47 |
private data according to their operating mode: COMPATIBLE, |
| 48 |
NIBBLE, PS/2, EPP, ECP and other mixed modes. If a mode is provided at startup |
48 |
NIBBLE, PS/2, EPP, ECP and other mixed modes. If a mode is provided at startup |
| 49 |
throw the flags variable of the boot interface, the operating mode of the |
49 |
through the flags variable of the boot interface, the operating mode of the |
| 50 |
chipset is forced according to 'flags' and its available modes. |
50 |
chipset is forced according to 'flags' and its available modes. |
| 51 |
.Pp |
51 |
.Pp |
| 52 |
During attach phasis, ppc allocates a ppbus structure, initializes it and |
52 |
During attach phases, ppc allocates a ppbus structure, initializes it and |
| 53 |
calls ppbus attach function. |
53 |
calls the ppbus attach function. |
| 54 |
.Ss Supported flags |
54 |
.Ss Supported flags |
| 55 |
.Bl -item -offset indent |
55 |
.Bl -item -offset indent |
| 56 |
.It |
56 |
.It |