Summary: | [NEW PORT] cad/yosys-ghdl-plugin | ||||||
---|---|---|---|---|---|---|---|
Product: | Ports & Packages | Reporter: | Nico Sonack <nsonack> | ||||
Component: | Individual Port(s) | Assignee: | Robert Clausecker <fuz> | ||||
Status: | Closed FIXED | ||||||
Severity: | Affects Only Me | CC: | agh, fuz, pi | ||||
Priority: | --- | ||||||
Version: | Latest | ||||||
Hardware: | Any | ||||||
OS: | Any | ||||||
URL: | https://github.com/ghdl/ghdl-yosys-plugin | ||||||
See Also: |
https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=274241 https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=274240 |
||||||
Bug Depends on: | 274238, 274239, 274240, 274241 | ||||||
Bug Blocks: | |||||||
Attachments: |
|
Description
Nico Sonack
2023-10-03 14:09:40 UTC
Patch looks good, waiting for dependencies to resolve. A commit in branch main references this bug: URL: https://cgit.FreeBSD.org/ports/commit/?id=7e4f2be406274cd8a33b558308812fe07f1cbfea commit 7e4f2be406274cd8a33b558308812fe07f1cbfea Author: Nico Sonack <nsonack@herrhotzenplotz.de> AuthorDate: 2023-10-01 17:10:29 +0000 Commit: Robert Clausecker <fuz@FreeBSD.org> CommitDate: 2023-10-19 07:07:29 +0000 cad/yosys-ghdl-plugin: Add new port This allows performing synthesis of VHDL using ghdl with yosys. Signed-off-by: Nico Sonack <nsonack@herrhotzenplotz.de> PR: 274243 cad/Makefile | 1 + cad/yosys-ghdl-plugin/Makefile (new) | 32 ++++++++++++++++++++++++++++++++ cad/yosys-ghdl-plugin/distinfo (new) | 3 +++ cad/yosys-ghdl-plugin/pkg-descr (new) | 2 ++ 4 files changed, 38 insertions(+) Thank you for your contribution. |